English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 84662/113307 (75%)
造訪人次 : 22357277      線上人數 : 420
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://nccur.lib.nccu.edu.tw/handle/140.119/56438

    題名: Digital Phase-Locked Loop and its Realization
    作者: Kao, Tsai-Sheng Kao;Chen, Sheng-Chih;Chang, Yuan-Chang;Hou, Sheng-Yun;Juan, Chang-Jung
    貢獻者: 政大數位內容碩士學位學程
    關鍵詞: Digital phase-locked loop (DPLL);state estimation;extended Kalman filter (EKF)
    日期: 2009-08
    上傳時間: 2012-12-13 16:49:34 (UTC+8)
    摘要: The realization of a digital phase-locked loop (DPLL) requires to choose a suitable phase detector and to design an appropriate loop filter; these tasks are commonly nontrivial in most applications. In this paper, the DPLL system is first formulated as a state estimation problem; then an extended Kalman filter (EKF) is applied to realize this DPLL for estimating the sampling phase. Therefore, the phase detector and loop filter are simply realized by the EKF. The proposed DPLL has a simple structure and low realization complexity. Computer simulations for a conventional DPLL system are given to compare with those for the proposed timing recovery system. Simulation results indicate that the proposed realization can estimate the input phase rapidly without causing a large jittering.
    關聯: 9th WSEAS International Conference on Applied Informatics and Communications, Moscow, Russia, August 20-22, 2009
    資料類型: conference
    顯示於類別:[數位內容碩士學位學程] 會議論文


    檔案 描述 大小格式瀏覽次數
    AIC66.pdf455KbAdobe PDF1348檢視/開啟


    社群 sharing

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋